Comparative Analysis of Two Op-Amp Topologies for a 40MS/s 8-bit Pipelined ADC in 0.18μm CMOS Technology
نویسندگان
چکیده
The performances of two full differential operational amplifiers (Op-Amps) telescopic and foldedcascode are evaluated to satisfy the stringent requirements on the amplifier to be used in a Multiplying Digitalto-Analog Converter (MDAC) stage of a pipelined ADC (Analog-to-Digital Converter). The paper shows the solutions found to reach high gain, wide bandwidth and short settling time without degrading too much the output swing. The Op-Amp specifications are extracted according to the ADC requirements, then the two OpAmp topologies are designed, tested and their performances are compared. Simulation results show that the OpAmp folded-cascode topology is more suitable architecture for pipelined ADC than the telescopic one. Moreover, the use of this type of Op-Amp generates an Integral Non-Linearity (INL) error less than that of the telescopic one. The analyses and simulation results are obtained using 0.18 μm AMS (Austria Mikro System) CMOS process parameters with a power supply voltage of 1.8V. The predicted performance is verified by analysis and simulations using Cadence EDA simulator. Key-Words: CMOS analog circuit design; Op-Amp; Multiplying Digital-to-Analog Converter; pipelined ADC
منابع مشابه
14-Bit 1MS/s Cyclic-Pipelined ADC
This paper presents a 14-bit cyclic-pipelined Analog to digital converter (ADC) running at 1 MS/s. The architecture is based on a 1.5-bit per stage structure utilizing digital correction for each stage. The ADC consists of two 1.5-bit stages, one shift register delay line, and digital error correction logic. Inside each 1.5-bit stage, there is one gain-boosting op-amp and two comparators. The A...
متن کاملTelescopic Op-Amp Optimization for MDAC Circuit Design
An 8-bit 40-MS/s low power Multiplying Digital-toAnalog Converter (MDAC) for a pipelined-to-Analog to Digital converter (ADC) is presented. The conventional dedicated operational amplifier (Op-Amp) is performed by using telescopic architecture that features low power and less-area. Further reduction of power and area is achieved by using multifunction 1.5bit/stage MDAC architecture. The design ...
متن کاملA Low Power 10-bit Pipelined ADC Using Capacitance Coupling Technique
This paper presents 10-bit, 1.5 MS/s, 2.5V, Low Power Pipeline analog to digital converter using capacitor coupling techniques. A capacitance coupling foldedcascode amplifier effectively saves the power consumption of gain stages of ADC in a 0.25 μm CMOS technology. The ADC also achieves Low power Consumption by the sharing an op-amp between two successive pipeline stage further reduction of po...
متن کاملA NOVEL METHODOLOGY OF SIMULATION AND REALIZATION OF VARIOUS OPAMP TOPOLOGIES IN 0.18μm CMOS TECHNOLOGY USING MATLAB
This paper presents a novel methodology of simulation and realization of a various Op-amp topologies, such as two-stage, telescopic and folded cascade are discussed in this paper. The aim of the present work is the development of a tool box which contains the Matlab code to allow automated synthesis of Analog circuits. This tool box is used to find the transistor dimensions (i.e.., width and le...
متن کاملA 10-bit 1-GS/s CMOS ADC with FOM = 70 fJ/conversion
A pipelined ADC incorporates a precharged resistor-ladder DAC in a multi-bit front-end, achieving fast settling and allowing calibrationof both dynamic and static gain errors. Using simple differential pairs with a gain of 5 as op amps and realized in 65-nm CMOS technology, the 10-bit ADC consumes 36 mW at a sampling rate of 1 GHz and exhibits an SNDR of 52.7 dB at an input frequency of 490 MHz.
متن کامل